
AC Electrical Characteristics
25
May 24, 2006
IDT82V3011
T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT
21. OSCi Master Clock jitter is less than 2 nspp, or 0.04 UIpp where 1 UIpp = 1/20 MHz.
22. Jitter on reference input is less than 7 nspp.
23. Applied jitter is sinusoidal.
24. Minimum applied input jitter magnitude to regain synchronization.
25. Loss of synchronization is obtained at slightly higher input jitter amplitudes.
26. Within 10 ms of the state change.
27. 1 UIpp = 125 s for 8 kHz signals.
28. 1 UIpp = 648 ns for 1.544 MHz signals.
29. 1 UIpp = 488 ns for 2.048 MHz signals.
30. 1 UIpp = 323 ns for 3.088 MHz signals.
31. 1 UIpp = 244 ns for 4.096 MHz signals.
32. 1 UIpp = 158 ns for 6.312 MHz signals.
33. 1 UIpp = 122 ns for 8.192 MHz signals.
34. 1 UIpp = 61 ns for 16.484 MHz signals.
35. 1 UIpp = 51 ns for 19.44 MHz signals.
36. 1 UIpp = 30 ns for 32.968 MHz signals.
37. No filter.
38. 40 Hz to 100 kHz bandpass filter.
39. With respect to reference input signal frequency.
40. After a RST or TCLR.
41. Master clock duty 40% to 60%.
42. Prior to Holdover mode, device as in Normal mode and phase locked.
43. With input frequency offset of 100 ppm.